Compact 12-port multi-bank register file test-chip in 0.35µm CMOS for highly parallel processors
نویسندگان
چکیده
We designed a compact, high-speed, and low-power bank-type 12-port register file test chip for highly-parallel processors in 0.35μm CMOS technology. In this full-custom test chip design, 72% smaller area, 25% shorter access cycle time, and 62% lower power consumption are achieved in comparison to the conventional 12-port-cell-based register file.
منابع مشابه
Performance Evaluation of Superscalar Processor with Multi-Bank Register File Using SPEC2000
Recently, register files in highly parallel superscalar processors tend to have large chip area and many access ports. This trend causes problems with chip-size, access time and power consumption. As one of the approaches for solving these problems, researchers have proposed several methods using a multi-bank register file instead of multi-port register file. And we have proposed a method to ac...
متن کاملCLUSTERED MULTI-PORTED REGISTER FILE WITH BUILT-IN-SELF- TEST CIRCUTRIES IN 90nm CMOS TECHNOLOGY
Requirement on number of register file (RF) ports in parallel processors poses a stringent challenge on RF design. Access time, power consumption and silicon area of the RF are strongly related to the micro-architecture and the number of access ports. A clustered register file with global registers is presented in this paper. Circuit techniques and scheduling sequences are also presented to enh...
متن کاملPALF: compiler supports for irregular register files in clustered VLIW DSP processors
Wide varieties of register file architectures — developed for embedded processors — have turned to aim at reducing the power dissipation and die size these years, by contrast with the traditional unified register file structures. This article presents a novel register allocation scheme for a clustered VLIW DSP, which is designed with distinctively banked register files in which port access is h...
متن کاملRegister Allocation for VLIW DSP Processors with Irregular Register Files
A variety of new register file architectures have been developed for embedded processors in recent years, promoting hardware design to achieve low-power dissipation and reduced die size over traditional unified register file structures. This paper presents a novel register allocation scheme for a clustered VLIW DSP processor which is designed with distinctively banked register files in which po...
متن کاملAn On-Chip Multiprocessor Architecture with a Non-Blocking Synchronization Mechanism
tive to superscalar architectures [5][8][12][13]. Strengths of an on-chip MP architecture are threefold. First, an MP can exploit different level parallelism, thread-level parallelism (TLP), in addition to ILP. Second, the complexity can be suppressed using simple processors. This ensures a high clock rate. Third, communication latency can be significantly reduced using an on-chip network. Thes...
متن کامل